Abstract
Reversible logic has been emerging as a replacement for conventional digital computers and has been found to be a promising technology for the future that can improve the quality of circuits in terms of power, speed, heat dissipation, life span, and input traceability. The new generation of quantum processors demands the efficient implementation of decimal data path elements in many commercial, financial, and Internet-based applications. Reversible binary-coded decimal multipliers are among the important circuits in quantum computers. In this approach, we propose a low-power reversible radix binary-coded decimal multiplier. The proposed methodology uses a novel 4221 reversible recorder gate to select precomputed constant multiples and binary to excess-six conversion reversible decimal adder for partial product compression. The proposed multiplier is designed with 180-nm application-specific integrated circuit technology using the Cadence EDA tool and is compared with state-of-the-art BCD algorithms designed using reversible gates. Experimental evaluations revealed that the proposed design demonstrates power and power-delay product reductions of 28% and 37%, respectively, compared to those of the best BCD algorithms implemented in reversible logic.
Similar content being viewed by others
Data Availability
The authors declare that the data supporting the findings of this study are available within the article.
References
H.M.H. Babu, A.R. Chowdhury, in 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (2005), pp. 255–260
C.H. Bennett, IBM J. Res. Dev. 17(6), 525 (1973)
K. Bhardwaj, B.M. Deshpande, in 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems (2013), pp. 362–367
K.S.R. Baby Janagam, Int. J. Adv. Comput. Electron. Eng. 2, 15 (2017)
M.A. Erle, E.M. Schwarz, M.J. Schulte, in 17th IEEE Symposium on Computer Arithmetic(ARITH’05) (2005), pp. 21–28
R.P. Feynman, Found. Phys. 16(6), 507 (1986)
S. Gao, D. Al-Khalili, J. Langlois, N. Chabini, Int J Reconfig Comput, 1 (2017)
S. Gorgin, G. Jaberipur, Microelectron. J. 40(10), 1471 (2009)
C.E.M. Guardia, in 2012 VIII Southern Conference on Programmable Logic (2012), pp. 1–6
H. Md Hasan Babu, Md. R. Islam, A. R. Chowdhury, S. Mostahed Ali Chowdhury, in Euromicro symposium on digital system design, 2003. Proceedings (2003), pp. 50–54
J.M. Jou, S.R. Kuang, R.D. Chen, IEEE Trans Circuits Syst II Analog Digit Signal Process 46(6), 836 (1999)
R. Landauer, IBM J. Res. Dev. 5(3), 183 (1961)
T. Lang, A. Nannarelli, in 2006 Fortieth Asilomar Conference on Signals, Systems and Computers (2006), pp. 313–317
M. Mohammadi, M. Eshghi, Quantum Inf. Process. 8(4), 297 (2009)
S. Narayanamoorthy, H.A. Moghaddam, Z. Liu, T. Park, N.S. Kim, in IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23(6), 1180 (2015)
M.A. Nielsen, I. Chuang. Quantum computation and quantum information (2002)
V.R. Rajmohan, M. Rajmohan, J. Comput. 2, 112 (2010)
H. Thapliyal, M.B. Srinivas, in IEEE International Conference on Computer Systems and Applications (2006), pp. 100–103
H. Thapliyal, M. Srinivas, in Asia-Pacific Conference on Advances in Computer Systems Architecture (Springer, 2005), pp. 805–817
H. Thapliyal, S. Kotiyal, M.B. Srinivas, in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID’06) (2006), pp. 6
E.A. Vázquez, J.D. Bruguera, IEEE Trans. Comput. 63(8), 1902 (2014)
E.A. Vazquez, P. Montuschi, IEEE Trans. Comput. 59(5), 679 (2010)
Vazquez, E. Antelo, P. Montuschi, in 18th IEEE Symposium on Computer Arithmetic (ARITH’07), (2007), pp. 195–204
R. Wille, R. Drechsler, in 2009 46th ACM/IEEE Design Automation Conference (2009), pp. 270–275
Author information
Authors and Affiliations
Corresponding author
Ethics declarations
Conflict of interest
The authors declare that they have no conflicts of interest.
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Saranya, K., Vijeyakumar, K.N. A Novel n-Decimal Reversible Radix Binary-Coded Decimal Multiplier Using Radix Encoding Scheme. Circuits Syst Signal Process 40, 1743–1761 (2021). https://doi.org/10.1007/s00034-020-01549-w
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-020-01549-w